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BACKGROUND OF THE INVENTION I. Field of the Invention
This invention relates to coding Schemes for digital trans mission Systems. More particularly, the present invention relates to a DC-balanced, transition-controlled coding Sys tem in which an unbalanced datastream is converted to a DC-balanced Stream to facilitate transmission.
II. Description of the Related Art AS electronic and computer technology continues to evolve, communication of information among different devices, either situated near by or at a distance becomes increasingly important. For example, it is now more desir able than ever to provide for high Speed communications among different chips on a circuit board, different circuit boards in a System, and different Systems with each other. It is also increasingly desirable to provide Such communica tions at very high Speeds, especially in View of the large amount of data required for data communications in inten Sive data consuming Systems using graphical or video information, multiple input-output channels, local area networks, and the like.
It is particularly desirable to enable individual personal computers, WorkStations, or other computing devices, within which data is normally internally transferred using parallel data buses, to communicate with each other over relatively Simple transmission lines. Such transmission lines typically include only one or two conductors, in contrast with the 64-bit and wider data paths within computing Systems now commonly available. In the case of Video data transmission to computer displayS, as well as in the case of high-speed Video input from digital cameras to computer Systems, existing interconnection interfaces typically employ Such parallel data paths. Recently, the requisite bandwidth of Such interconnection Systems has increased as a consequence of increased display resolution. This has increased electromag netic interference (EMI) as well as transmission line noise, thereby raising concerns as to Safety and reliability. In addition, the large number of Signal and data lines required by advanced liquid crystal display panels has increased the potential for mutual interference.
There have been a number of commercially available products which attempt to provide high Speed conversion of parallel data to Serial form and transmission over a Serial link. The Hewlett-Packard G-link chip set is one such product. That chip Set includes a transmitter Set and is capable of handling 21-bit wide parallel data. To obtain the necessary Speed, however, the chip Set is fabricated using a bipolar process, and the receiver and transmitter require Separate chips. Such a Solution is highly power consumptive and expensive.
Another commercial solution has been provided by Bull of France. The Bull technology employs a frequency mul tiplier for parallel to Serial data conversion. Such devices typically introduce noise into the Silicon Substrate and interfere with other multipliers on the chip. In addition, the Various techniques exist for improving the characteristics of transmission over Serial linkS. For example, transmission codes may be employed to alter the frequency spectrum of the transmitted Serial data So as to facilitate clock recovery and enable AC coupling. Each transmission code will also typically provide Special characters, not included within the data alphabet, to be used in character Synchronization, frame delimiting, as well as perhaps for diagnostic purposes. Coding may also be employed to reduce transmission band width as a means of limiting the Signal distortion occurring during propagation through the transmission medium. In the case of wire links, it is desirable to utilize codes with no DC and little low frequency content in order to allow for DC isolation of the driver and receiver circuitry from the trans mission line, as well as to reduce Signal distortion on the line. An efficient coding System should also be disposed to encode clock information with the encoded data in a manner allowing for extraction of the clock information during decoding. This obviates the need for provision of a Separate clock signal over a dedicated clock line, Since the clock information recovered during decoding may be instead used by the receiver circuitry.
Within local area networks (LANs), transmission coding
Schemes exist for converting words of various length to characters of greater length. For example, three-bit words may be converted to four-bit characters (3B/4B), four-bit words may be converted to five-bit characters (4B/5B), and So on. Typically, coding and decoding is achieved using a "key' in which each word is mapped to a corresponding character. Unfortunately, the complexity of this type of mapping Scheme generally precludes utilization of random logic, and often requires implementations involving look-up tables or the like. This is disadvantageous given that look-up tables realized using ROM consume significant chip area and tend to slow circuit operation.
A particular 8B/10B coding scheme is described in U.S. Pat. No. 4, 486, 739 . In particular, a binary DC balanced code and associated encoder circuit are described as being opera tive to translate an 8 bit byte of information into 10 binary digits for transmission. The 8B/10B coder is partitioned into a 5B/6B plus a 3B/4B coder. Despite ostensibly facilitating DC-balanced encoding, this System tends to require rela tively lengthy encoding and decoding intervals.
Although progreSS has been made in the development of coding techniques disposed to facilitate Serial data transmission, there remains a need for a coding Scheme capable of efficiently Supporting very high Speed Serial data transmission. Such a coding Scheme should also be DC-balanced in order to facilitate AC coupling and clock recovery. In addition, it would be desirable to provide a coding Scheme capable of facilitating real-time data transfer by allowing for rapid Synchronization during decoding. In addition, it would be desirable to provide a coding Scheme capable of producing a DC-balanced datastream without the necessity of providing additional bits to indicate whether a particular block was modified by the balance-encoding Scheme.
SUMMARY OF THE INVENTION
In one aspect, the present invention is directed to a method and apparatus for producing a transition-controlled, 3 DC-balanced Sequence of characters from an input Sequence of data bytes. The bits in each of the data bytes are Selectively complemented in accordance with the number of logical 1 Signals in each data byte in order to produce Selectively complemented data blocks. A cumulative dispar ity is then determined between the logical values of different type included within ones of the Selectively complemented data blockS previously encoded into characters. In addition, a current disparity in a candidate character associated with a current one of the Selectively complemented data blockS being encoded is also determined. The candidate character is assigned to the current one of the Selectively complemented data blocks if the current disparity is of a polarity opposite to a first polarity of the cumulative disparity. Alternately, the complement of the candidate character is assigned to the current one of the Selectively complemented data blocks if the current disparity is of the first polarity.
In a high-transition mode of operation, the bits within those of the data blocks including fewer than a minimum number of logical 1 Signals are Selectively complemented in order that each Such Selectively complemented data block include in excess of the minimum number of logical 1 Signals. In a low-transition mode of operation, the bits within those of the data blocks having more than a pre defined number of logical transitions are Selectively comple mented in order that each Such Selectively complemented data block includes less than the maximum number of logical transitions. During both high-transition mode and low-transition mode encoding of each Such Selectively complemented data block into an encoded character, a predefined bit is Set indicating that Selective complementing has been effected.
In another aspect, in one embodiment, an input Sequence of 9-bit data blocks is balanced to produce a DC-balanced Sequence of characters. A shift register generator generates a pseudo-random binary Sequence. Two bits of the pseudo random binary Sequence are logically combined to deter mine whether to invert another bit in the pseudo-random binary Sequence, thereby cycling the pseudo-random binary Sequence. A bit of the pseudo-random binary Sequence is used as a criterion to selectively invert all the bits in the incoming 9-bit data block thereby producing a 9-bit data block, in an output Stream that, over time, tends to be DC-balanced.
BRIEF DESCRIPTION OF THE DRAWINGS
Additional objects and features of the invention will be more readily apparent from the following detailed descrip tion and appended claims when taken in conjunction with the drawings, in which:
FIG. 1 is a block diagram depicting a DC-balanced encoding System of the present invention implemented within a high-speed digital transmission System. (e.g., an optical fiber cable, or twisted-pair copper wire). AS is described herein, the relatively Straightforward math ematical characteristics of the encoding algorithm per formed by the encoder 18 allow for economical, high-speed implementations in random logic.
The Serial data Stream is received from the Serial data link 30 by a deserializer 34 and converted into 10-bit character data 38. The 10-bit character data 38 is then decoded into 8-bit data bytes 42 by a decoder 44. As is described hereinafter, both the encoder 18 and decoder 44 may be economically realized using simple digital logic circuits capable of real-time data processing.
II. DC-Balanced Transition-Controlled Encoding and Decoding System
The following provides a detailed description of the 8B/10B transition-controlled coding scheme carried out within the encoder 18. The transition-controlled code dis closed herein contemplates the use of either a high-transition or low-transition set of "in-band' code characters. Each high-transition in-band code character is derived from an input data byte in which four or more logical transitions exist between the eight bits thereof. Similarly, each low-transition in-band code character is derived from an input data byte in which fewer than four logical transitions exist between its eight bits. This Scheme takes advantage of the fact that 128 of the 258 eight-bit ASCII codes include four or more logical transitions, and the remaining 128 ASCII codes include fewer than four logical transitions.
It has been found that each of the 128 eight-bit codes including fewer than four logical transitions may be mapped S to a corresponding eight-bit code having four or more logical transitions, and Vice-versa. AS is described herein, this mapping may be achieved by complementing predefined bits in each eight-bit code to be mapped. During high transition mode encoding, the bits within those input bytes having fewer than four logical transitions are Selectively complemented and thereby mapped to bytes having four or more logical transitions. Alternately, during low-transition mode encoding the bits within those input bytes having four or more logical transitions are also Selectively comple mented and thereby mapped to bytes having fewer than four logical transitions. During both encoding modes, a bit of predefined value is appended to the Selectively comple mented byte in order to produce an intermediate 9-bit encoded Symbol prior to creation of a corresponding 10-bit encoded character. When the input byte includes the number of logical transitions mandated by the current encoding mode (i.e., high-transition mode or low-transition mode), the appended bit is Set to the complement of the predefined value in order to identify which of the 9-bit intermediate symbols include selectively complemented bytes. This results in the entire Set of 256 eight-bit codes being made available for encoding into 10-bit characters during both low-transition mode and high-transition mode operation.
It may thus be appreciated that each eight-bit code con verted into a 10-bit encoded character during high-transition mode operation includes four or more logical transitions. Similarly, each eight-bit code converted into a 10-bit encoded character during low-transition mode operation includes less than four logical transitions. These Sets of 10-bit encoded characters capable of being produced during high-transition and low-transition modes of operation may be characterized as a high-transition set of "in-band' Given the relatively high number of transitions within each of the in-band characters of the high-transition Set, the high-transition Set of characters may advantageously be employed to facilitate timing recovery. On the other hand, the low number of transitions within the code characters of the low-transition Set makes this set of characters ideal for use in applications in which it is desired to minimize power consumption and/or electromagnetic interference (EMI).
In accordance with one aspect of the invention, the Synchronization characters associated with both the low transition and high-transition Sets of code characters are Selected So as to facilitate rapid Synchronization during data recovery. When the low-transition set of code characters is being employed, a special group of out-of-band characters is used during Synchronization. Each special Synchronization character includes a predefined number larger than four It is a feature of the invention that if one of the above out-of-band Synchronization characters is transmitted three or more consecutive times within any preamble period, the Synchronization character is ensured of being detected dur ing the associated data recovery process. In this regard a "preamble' Sequence is Sent during a preamble period preceding each transmission of encoded characters. The transmission of preamble Sequences may occur not only as part of System initialization, but also at various other times to ensure that Synchronization is maintained between encod ing and decoding processes. The coding Scheme of the present invention is predicated on particular characteristics of the 256 different 8-bit binary code values. Referring to TABLE I, the 256 different 8-bit binary codes may be divided into eight groups GO-G7, where the binary codes within each group GO-G7 include the same number of transitions. It is observed that each binary code within group GO can be converted to a corre sponding binary code within group G7 by inverting alternate bits within the group GO code. In the same way, each of the binary codes within groupS G1, G2 and G3 may be con verted to one of the binary codes within groups G6, G5 and G4, respectively, through inversion of alternate bits. AS is described herein, the high-transition set of 10-bit characters is obtained by encoding of the 8-bit binary codes in groups G0-G3, and the low-transition set obtained by encoding groups G4-G7. During operation of the encoder 18 in a high-transition encoding mode, each 8-bit binary code within byte groups G0-G3 provided thereto is converted to a corresponding binary code within byte groups G4-G7 through inversion of alternate bits. Conversely, during operation in the low transition encoding mode, each 8-bit binary code within groups G4-G7 provided to encoder 18 is mapped to a corresponding binary code within groups G0-G3. In the exemplary embodiment, the inversion of alternate bits is effected through the inversion of the even bits of the 8-bit binary codes. When the alternate bits of a given 8-bit code have been So inverted, a predefined bit within the resulting 10-bit encoded character derived from the given eight-bit Zero bits produced by the encoder 18 subsequent to syn chronization being achieved with the decoder 44 in the manner described below. The term "current disparity" (D) refers to the excess of one bits to Zero bits within the byte currently stored within the latch 94, and is determined by disparity checker 96. A DC-balancing module 98 serves to compare the current disparity to the cumulative disparity stored within latch 99. The result of the comparison is then used to determine whether the byte stored within latch 94 is inverted by conditional byte inversion (CTBI) logic 100 during the course of transfer thereof to output register 104. In this way CTBI logic 100 serves to minimize the cumu lative disparity associated with the Serial Stream produced by the encoder 18. The following provides a logical description of the manner in which each of the 10-bit characters T9:0 in the DC-balanced character stream produced by the encoder are derived from the byte E7:0 stored within the intermediate latch 94 and the bit E8 within COUNT latch 95.
The current disparity (D) is computed by the disparity checker 96 as follows:
It is noted that during operation in the high-transition mode, -2SD-2, while during operation in the low-transition mode -4sDPs4. In this way the cumulative disparity is reduced, and DC balance achieved, through Selective inversion of the byte E7:0 by CBI logic 100 during the course of filling the output latch 104 as T7:0). It is observed that the logical value of T8 is indicative of whether the even bits of byte D7:0 received at input latch 70 were complemented during generation of the byte E0:8). Similarly, the logical value of T9 indicates whether byte E7:0 was inverted during transfer to latch 104.
III. Decoding
Referring to FIG. 1, the deserializer 34 receives the sequence of 10-bit characters T9:0 produced by the encoder and generates 10-bit parallel received data upon bit lines RX, RXs,..., RX (i.e., RX9:0). This 10-bit parallel received data is provided over bit lines RX9:0 to the decoder 44, as well as to a decoder Synchronization module 114. As is described below in section IV, the synchronization module 114 is operative to ascertain boundaries within the 10-bit parallel received data corresponding to the frame boundaries of the transmitted data (i.e., to T9:0).
Specifically, Synchronization module 114 determines upon which of the bit lines RX9:0 the deserializer 34 is provid ing the received bits corresponding to the first bit TO of each transmitted byte T9:0. Upon making this determination, the Synchronization module 114 provides a frame boundary pointer 118 to decoder 44 identifying the one of the bit lines RX9:0 corresponding to the first bit TO of each transmitted 10-bit character T9:0. Upon receiving this Synchronization information, the decoder 44 is disposed to decode the received data RX9:0 in the follow ing manner.
FIG. 3 provides a block diagrammatic representation of the decoder 44. The 10-bit parallel data produced by the deserializer is seen to be received over bit lines RX9:0 by a decoder Switch 150. The decoder Switch 150 serves to Switch the 10-bit data received over bit lines RX9:0 to Switched bit lines S9:0 in accordance with frame boundary pointer value 118 provided by the synchronization module 114. Specifically, the one of the received bits RX9:0 corresponding to the first transmitted bit TO is switched to bit line SO), the one of the received bits RX9:0 corre sponding to the Second transmitted bit T1 is Switch to bit line S1, and So on. The Switched data impressed upon bit lines S7:0), which corresponds to the transmitted data byte T7:0), is stored within 8-bit latch 154. Similarly, the Switched data bit S8), which corresponds to the transmitted bit T8), is provided to 1-bit latch 158. Since the logical value of bit line S8 tracks the logical value of T8), the bit line S8) informs the Alternate Bit Inversion (ABI) decoder 160 as to whether the even bits of the input data D7:0 were complemented by CABI logic 90 (FIG. 2) during the encod ing process. Likewise, the bit line S9 (which tracks the logical value of TL9) informs the ABI decoder 160 as to whether CTBI logic 100 complemented the byte stored within latch 104 during the DC-balancing portion of the encoding process. In this way the decoder 160 is informed of the logical operations performed upon the byte S7:0 stored within 8-bit latch 154 during the encoding process, thereby facilitating Straightforward decoding using random logic.
Turning now to FIG. 4 , there is shown a random logic implementation of the ABI decoder 160. The ABI decoder includes a set of nine exclusive-or (XOR) gates N1-N9 for decoding the 10-bit frame-aligned data S9:0 in order to produce the 8-bit decoded byte DE7:0). In the implemen tation of FIG. 4 , the XOR gates N1-N9 produce the decoded byte DE7:0) as follows: IV. Synchronization AS mentioned above, the decoder Synchronization module 114 provides an indication to the decoder 44 of the frame boundary of each transmitted 10-bit character T9:0). The decoder module 114, together with the decoder Switch 150 (FIG.3) , effectively function as a barrel-shifter to shuffle the parallel data RX9:0 from the deserializer into the frame aligned data S9:0). In accordance with the invention, a preamble Sequence is produced by the encoder 18 at various times (e.g., at System power-up) in order to facilitate frame boundary detection by the synchronization module 114. In the exemplary embodiment this preamble Sequence includes Several repetitions of Selected out-of-band characters easily distinguishable from in-band characters. Again, during high transition mode operation each out-of-band character will include less than four logical transitions, and during low transition mode operation each out-of-band character will includes four or more logical transitions. AS is discussed below, during operation in each mode Several repetitions of Specially Selected out-of-band characters are produced by the encoder 18 during the preambling period as a means of ensuring rapid frame boundary identification within the decoder Synchronization module 114. At the conclusion of the preambling period, the module 114 will "know" which of the bit lines RX9:0 corresponds to the first bit TO of the 10-bit transmitted character, and will inform decoder via frame boundary pointer 118.
By Selecting an appropriate Subset of out-of-band char acters for transmission during the preambling period, the Worst-case time required for Synchronization to be achieved may be reduced relative to that required by conventional Synchronization Schemes. In particular, during low transition mode operation the following out-of-band char acters are used as "synchronization characters'. During each preambling period, three repetitions of the Same Synchronization character are produced by the encoder 18. As is described herein, by processing the 21 bits most recently produced by the encoder 14, Synchronization mod ule 114 is able to detect at least one of the three repetitions of the Synchronization character transmitted during a given preambling period. This advantageously allows Synchroni Zation to be achieved within a relatively short preambling period.
Turning now to FIG. 5, a flow chart is provided of the Synchronization process effected by the decoder Synchroni Zation module 114 during low-transition mode operation. During each clock cycle of the module 114, a block of ten bits is loaded from the deserializer 34 into a first 10-bit latch 150. Also during each clock cycle, a 10-bit block is trans ferred from the first 10-bit latch 150 to a second 10-bit latch 154. Similarly, the 10-bit block currently stored within the second 10-bit latch 154 is transferred during each clock cycle to a third 10-bit latch 158. In an exemplary implementation, the following two rela tionships (Condition I and Condition II) arise between Groups A, B, C and D during the preambling period: Condition I. The number of logical "1s' collectively present in Groups A, B, C, and D is exactly four, and corresponds to one of the following three cases:
As is indicated by FIG. 5 , the number of "1's" in each of the Groups A, B, C and D are determined by "1" counter modules 172, 174, 176 and 178, respectively. Since the number of "1's" within each Group A, B, C and D is determined by the results of the XNOR operation between adjacent bits in the 21-bit window (step 160), the number of "1s" within each group is indicative of the number of "non-transitions' in logical value between adjacent bits in each of four segments of the 21-bit window associated with Groups A, B, C and D. In the current example, it is seen that each of Groups A, B, C and D each include a single "1". Accordingly, the current example corresponds to Case #1.
Condition II. and Condition II are Satisfied only during the preambling period, when three repetitions of the same Synchronization character are produced by the encoder 18. This aspect of the invention is explained immediately below with reference to low-transition mode operation. As was described above, the adjacent bits within a 21-bit window provided by latches 150, 154 and 158 are XNOR'ed during step 160 (FIG. 5) . Because each in-band or out-of band character produced by the encoder 18 is exactly ten bits in length, the 21-bit window will include all or part of 1, 2" and 3' 10-bit characters. The various ways in which the 21-bit window may include bits from these 1, 2" and 3 10-bit characters is set forth below: Since each character is either an in-band (e.g., DATA) character or an out-of-band command or Synchronization (i.e., SYNC) character, the following sets forth the possible combinations of DATA and SYNC characters among the 1, 2" and 3' 10-bit characters contributing to the 21-bit For example, 21-bit window could be comprised of two bits of a 1 SYNC Character, ten bits of a 2" DATA Character, and nine bits of a 3" DATA Character (i.e., Combination C). During low-transition mode operation, all in-band (e.g., DATA) characters include a maximum of three logical transitions or, equivalently, more than four "non-transitions in logical value between the ten adjacent bits of the in-band character. Accordingly, during low-transition mode opera tion if the 2" character is a DATA character, it will include more than four logical non-transitions. Since Condition I indicates that the number of logical non-transitions within the entire 21-bit window will be exactly four when three identical SYNC characters are present therein, Condition I will not be satisfied when the 2" character is a DATA character Since it would include more than four logical non-transitions. Hence, if Condition I is to be satisfied then 13 the 21-bit window cannot be comprised of the character sets specified by Combinations C, D and E (i.e., 2" character is a DATA character).
In accordance with the invention, the Synchronization (ii) In step 196', an AND operation is performed between each bit and the complement of the bit immediately to the right (e.g., L39 AND L38), L38) AND L37), L37 AND L36), and so on. In this way the AND gate producing a logical "1" identifies a "10" or "falling edge" Sequence corresponding to the frame boundary.
V. Hardware Implementations of Encoder and Decoder Synchronization Module
In this Section a description is provided of a specific hardware implementation of the encoder 18, and of an implementation of the decoder Synchronization module 114 FIGS. 7A and 7B provide a schematic representation of an exemplary implementation of the encoder 18. The 8-bit parallel data D7:0 from latch 70 to be encoded is seen to be provided to seven exclusive-OR gates 240 of the transi tion counter 74. The outputs of the exclusive-OR gates 240 are provided to a set of full-adders 242, 244, 246 and 248.
The carry output (C) of the full-adder 248 corresponds to the COUNT line 78, and indicates whether less than four logical transitions exist between the bits in the data D7:0). When an out-of-band command is being received from latch 70, a command line (TX CMD) provided to NOR gate 260 is raised so as to prevent the COUNT line 78 from causing inversion of the even bits of D7:0 within CABI logic 90. Otherwise, when the data D7:0 from latch is being encoded in accordance with the invention, the output 78 of NOR gate 260 tracks the logical value of COUNT line 78.
As is indicated by FIG. 7A , in the exemplary embodiment CABI logic 90 is comprised of a plurality of NOR gates 270. Each NOR gate 270 includes one input coupled to COUNT line 78', and another input connected to one of the even bits of D7:0). The output of CABI logic 90 is provided to intermediate latch 94, which is coupled to the input of disparity checker 96 (FIG. 7B) .
Turning to FIG. 7B , the disparity checker 96 includes four AND gates 290-293 for determining occurrences of "11" within the conditionally bit-inverted byte E7:0). Similarly, four NOR gates 296-299 are provided for detecting occur rences of "00" within EI7:0). Since pattern of "01" and "01" within E7:0) are already "DC-balanced" in the sense of including equal numbers of ones and Zeroes, there exists no need to detect Such patterns during the DC-balancing pro cess effected by the circuitry of FIG. 7B . A first fall-adder 302 and first half-adder 306 are disposed to count the occurrences of "11" detected by AND gates 290-293. In like manner a second full-adder 308 and second half-adder 312 are provided for counting the occurrences of "00' detected by the NOR gates 296-299. A first pair of full-adders 316 and 318 determine the difference in the counted occurrences of "11" and "OO.
The DC-balancing module 98 includes a three-input NOR gate 330, a first exclusive-OR gate 332, a latch 336 and a second exclusive-OR gate 338. When the occurrences of "11" and "00" are determined to be equivalent by full-adders 316 and 318, the complement of E8 determines the value of T9, and hence whether the byte E7:0) is inverted by CTBI logic 100. When the counted occurrences of "00" and "11" are not equivalent, the value of T9 comprises the output of XOR gate 332. In this regard a first input 342 to XOR gate 332 comprises the most significant bit (MSB) produced by the pair of full-adders 316 and 318, which is equivalent to the MSB of the current disparity D (i.e., the difference in "1's and "0's" in E7:0). A second input 344 to XOR gate 332 corresponds to the MSB of the cumulative disparity D. As is indicated by FIG. 7B , the latch 99 for Storing the cumulative disparity is comprises of three reg isters 350-352. The cumulative disparity is updated by a disparity updater 108 comprised of a backward chain of full adders 356 and 358, a set of three exclusive-OR gates 360-362, and a corresponding set of three full-adders 365-367. Finally, CTBI logic 100 includes a set of eight exclusive-OR gates 374.
FIGS. 8A and 8B provide a schematic representation of a preferred implementation of the decoder Synchronization 15 module 114. In FIG. 8A , the 10-bit latches 150, 154 and 158, for storing L39:0), L29:0) and L19:0), respectively, may each be realized using an array of ten D-type flip-flops. A plurality of XNOR gates 402 are provided for XNORing adjacent bits included within the 21-bit window correspond ing to L39:0), L29:0 and 119). The Group A, Group B, Group C, and Group D outputs of the XNOR gates 402 are then respectively provided to the "1" counters 172,174, 176 and 178. As is indicated by FIG. 8A, Step 501a an input frame of data, Such as the 8-bit frame DO:7 503a, is processed as described below. Specifically, in step 510a, the number of bits set to in "1" in frame 503a are counted. The count value is depicted in the flowchart as "S". In step 515a, the count is compared to a predetermined threshold value that represents one-half of the frame size. Thus, for an 8-bit frame, the count is compared to the value 4.
If the count value exceeds 4, in Step 520a a 9-bit transition-minimized frame is formed by performing a NRZI-encoding operation over 8-bit frame D0:7 and prepending a 0 bit in order to form transition-minimized frame E0:8504a. The NRZI-encoding operation consists in part of setting the low-order bit EO of frame 504a to the value of the high-order DO bit of frame 503a. In addition, each bit E1 through E7 in frame 504a is obtained by performing an XNOR operation using the corresponding bit in D1 through D7 in frame 503a and the next-higher order bit, and finally by prepending a binary '0'. That is, to produce an NRZI-encoded 9-bit frame from an unencoded 8-bit frame:
If the count value derived in Step 510a is less than 4, in Step 521 a 9-bit transition-minimized frame is formed by performing a NRZI-encoding operation over 8-bit frame D0:7 503a and prepending a '1' bit to form transition 16 minimized frame E0:8) 504a. The NRZI-encoding con sists of setting the low-order bit EO of frame 504a to the value of the high-order DO bit of frame 503a. Moreover, each bit E1 through E7 is set to a value determined by performing an XOR operation using the corresponding bit D1 through D7 in frame 503a and the next-higher-order bit, and finally by prepending a binary 1. That is, to produce an NRZI-encoded 9-bit frame from an unencoded 8-bit frame:
If the count value derived in Step 510a is equal to 4, then in Step 517a the value of DO is used to select whether transition-minimized frame 504a is formed by NRZI encoding or NRZI-encoding. If DO is equal to 1, transition-minimized frame 504a is formed by NRZI encoding frame 503a in Step 520a. If DO is equal to 0, transition-minimized frame 504a is formed by NRZI encoding frame 503a in Step 521. In step 510b, the number of bits in 8-bit frame D0:7) which are set to "1" are counted. The count value is depicted in the flowchart of FIG. 9B as "S". In step 515b, the count is compared to a predetermined threshold value that repre sents one-half of the frame size. Thus, for an 8-bit frame, the count is compared to the value 4.
If the count value exceeds 4, In
Step 521b a 9-bit transition-maximized frame is created by performing a NRZI-encoding operation over 8-bit frame DO:7503a and prepending a '1' bit, thereby forming transition-maximized frame E0:8504b. The NRZI-encoding consists of setting the low-order bit EO of frame 504b to the value of the high-order DO bit of frame 503b, and setting each bit E1 through E7 to a value determined by XOR'ing the corre sponding bit DO:7 in frame 501b and the next-higher-order bit. A binary 1 is then prepended to the resulting set of bits.
If the count value derived in Step 510b is less than 4, in Step 520b a 9-bit transition-maximized frame is formed by performing a NRZI-encoding operation over 8-bit frame D0:7 and prepending a '0' bit to form transition maximized frame E0:8) 504b. The NRZI-encoding con sists of setting the low-order bit EO of frame 504b to the value of the high-order DO bit of frame 503b, and setting each bit E1 through E7 to a value determined by XORing the corresponding bit DO:7 in frame 501b and the next-higher-order bit. A binary '0' is then prepended to the resulting Set of bits.
If the count value derived in Step 510b is equal to 4, Step 517b selects whether transition-maximized frame 504b is formed by NRZI-encoding or NRZI-encoding depending on the value of DO. If DO is equal to "1, transition maximized frame 504b is formed by NRZI-encoding frame 503b in Step 521b. If DO is equal to 0, transition maximized frame 504b is formed by NRZI-encoding frame 503b in Step 520b. presents these counts to mode selector 534. Mode selector 534 calculates two logical values. The first logical value represents the conditions 515b, 516b and 517b used in selection of the NRZI-encoding step 520b of transition maximizer 501b, and is represented by the logical value
The second logical value represents the conditions 515a, 516a and 517a used in selection of the NRZI-encoding step 520a of transition-maximizer 501a, and is represented by the logical value Mode-selection signal 536 (labeled "MAX") is selectively Set to 0 to Select transition-minimized optimization, or is Set to 1 to Select transition-maximized optimization. Mode Selector 534 uses MAX to select one of the two calculated logic values, which results in control signal 535 (labeled "CONT") selecting between NRZIo and NRZI encoding.
8-bit frame 503 is presented as input to an array of XNOR gates 538-1 through 538-7, and also to an array of XOR gates 539-1 through 539-7. XNOR gates 538-1 through 538-7 perform NRZI encoding over frame 503 and present the resulting Signals, along with 1 bit 541, as input to selector 542. XOR gates 539-1 through 539-7 perform NRZI encoding over frame 503 and present the resulting Signals, along with 0 bit 540, as input to Selector 542. Selector 542 selects between the NRZI-encoded signal and NRZI-encoded signal in accordance with control signal 535, and produces as output the 9-bit transition-optimized signal 504 E0:8). The transition-optimized signal thus formed may be decoded using the same general method and apparatus discussed in connection with FIGS. 3 and 4, above.
Frame-wise DC-balancing using a Frame Synchronous Scrambler for 8B/9B coding.
FIG. 11 depicts a balance-encoding circuit 550 for DC-balancing a 9-bit transition-optimized frame using frame-synchronous Scrambling. Balance-encoding circuit 550 takes as input a 9-bit transition-optimized frame 504 and produces as output a 9-bit DC-balance-encoded frame 505. Although FIG. 11 depicts an exemplary embodiment show ing DC-balancing of a 9-bit transition-optimized frame, the invention disclosed requires neither that an incoming frame be 9 bits in length, nor that an incoming frame be transition optimized. Balance-encoding circuit 550 employs a shift register gen erator (SRG) 552, which includes a plurality of one-bit shift registers 554-1 through 554-7 and XOR gate 565. Shift Registers 554-1 through 554-7 are initialized with an arbi trary predetermined non-zero value under control of SYNC signal 560. The SRG is organized in such a manner that the sequence of shift registers 554-1 through 554-7 make up a pseudo-random binary sequence (PRBS) used for scram bling. In operation, two predetermined bits of the PRBS are XORed, and the resulting value is used to DC-balance an unbalanced 9-bit frame.
The PRBS is disposed to repeatedly cycle through a series of values. The period of the cycle is dependent on the number of shift registers employed in the SRG. The period is equal to 2-1, where N is the number of shift registers As the SRG is clocked, the contents of each shift register (with the exception of high-order shift register 554-7) are loaded into the next-higher-order shift register. That is, the contents of low-order shift register 554-1 are loaded into next-higher-order shift register 554-2; the contents of shift register 554-2 are loaded into shift register 554-3, and so on, until the contents of shift register 554-6 have been loaded into shift register 554-7. Concurrent with these shifts, the contents of the two highest order shift registers 554-6 and 554-7 are presented as input to XOR gate 556. The resulting value is passed from XOR gate 565 to low-order shift register 554-1. In addition, the contents of high-order shift register 554-7 are presented as control signal 562, which is used to control the Selective inversion of balance-unencoded frame 504 to produce balance-encoded frame 505.
Balance-unencoded frame 504 is presented to inverter 566, and the resulting 9-bit inverted frame is presented as an input to selector 568. In addition, balance-unencoded frame 504 is presented without inversion as a second input to selector 568. Selector 568 operates under the control of control signal 562 from SRG 552. If control signal 562 is 1, the inverted frame is Selected and presented as balance encoded frame 505; otherwise, the uninverted frame is selected and presented as balance-encoded frame 505.
FIG. 12 depicts a balance-decoding circuit 570 for decod ing a 9-bit DC-balance-encoded frame using frame synchronous scrambling. Balance-decoding circuit 570 takes as input a 9-bit balance-encoded frame 505 and produces as output a balance-decoded 9-bit transition optimized frame 506 (T).
Balance-decoding circuit 570 employs a shift register generator 572. SRG 572 is of identical order to SRG 552, and is set to the same initial state. That is, SRG 572 has the same number of shift registers as SRG 552, and is initialized to the same arbitrary predetermined non-Zero value in response to SYNC signal 580. SRG 572 operates identically to SRG 552, and generates an identical PRBS in operation. Accordingly, for each DC-balanced frame 505 received, the value of control signal 582 is assured of being identical to the value of control signal 562 used to selectively invert the balance-unencoded frame 504. Accordingly, control Signal 582 may be employed to selectively invert balance-encoded frame 505 in order to produce balance-decoded frame 506, the value of which is assured of being equal to the balance unencoded frame 504 provided to Balance-encoding circuit 550.
Balance-encoded frame 505 is seen to be presented to inverter 584, and the resulting 9-bit inverted frame is pro vided as one input to selector 586. In addition, balance encoded frame 505 is presented uninverted as a second input to selector 586. Selector 586 operates under the control of control signal 582 from SRG 572. If control signal 582 is 1, the inverted frame is Selected and presented as balance decoded frame 506; otherwise, the uninverted frame is selected and presented as balance-decoded frame 505.
Frame-wise DC-balancing using a Self-Synchronous Scrambler for 8B/9B coding.
FIG. 13 depicts a balance-encoding circuit 600 for DC-balancing a 9-bit transition-optimized frame using Self Synchronous Scrambling (SSS). Balance-encoding circuit 600 takes as input a 9-bit unbalanced transition-optimized frame 504 and produces as output a 9-bit DC-balance encoded frame 505. Although FIG. 13 depicts an exemplary embodiment showing DC-balancing of a 9-bit transition optimized frame, the invention disclosed requires neither that an incoming frame be 9 bits in length, nor that an incoming frame be transition-optimized.
Balance-encoding circuit 600 includes a shift register generator (SRG) 602 comprised of a plurality of one-bit shift registers 604-1 through 604-7 and XOR gate 605. Shift Registers 604-1 through 604-7 are initialized with an arbi trary predetermined value. The SRG is organized in Such a manner that the sequence of shift registers 604-1 through 604-7 make up a pseudo-random binary sequence (PRBS) that will be used for Scrambling. In operation, a predeter mined bit (e.g., bit 604-7) of the PRBS is XORed with a
Signal Supplied as input to the SRG, and the resulting value is used in DC-balancing an unbalanced 9-bit frame. AS the SRG is clocked during operation, the contents of each shift register (with the exception of high-order shift register 604-7) are loaded into the next-higher-order shift register. That is, the contents of low-order shift register 604-1 are loaded into next-higher-order shift register 604-2; the contents of shift register 604-2 are loaded into shift register 604-3, and so on, until the contents of shift register 604-6 are loaded into shift register 604-7. Concurrent with these shifts, the contents of highest order shift register 604-7 and an input signal 611 are presented as input to XOR gate 605. The resulting value is passed from XOR gate 605 to low-order shift register 604-1. In addition, the value from XOR gate 605 is presented as output signal 612, which is used in derivation of a control Signal 626. The control Signal 626 controls the selective inversion of balance-unencoded frame 504 to produce balance-encoded frame 505. Balance-unencoded frame 504 is seen to be presented to counter 622, which is disposed to count the number of 1-bits in balance-unencoded frame 504 and pass the count (N) to logic 624. Logic 624 Sets signal Nu to logic 1 if N is greater than or equal to 5, and sets Nu to logic "0 otherwise. As is indicated by FIG. 13 , the signal Nu is presented as input signal 611 to SRG 602 and is also provided to XOR gate 620.
XOR gate 620 performs an exclusive-or operation on the value passed from logic 624 and SRG output signal 612 to produce control signal 626. Control Signal 626 is used to control the Selective inversion of balance-unencoded frame 504 to produce balance-encoded frame 505.
Balance-unencoded frame 504 is additionally presented to inverter 614. The resulting 9-bit inverted frame is presented as one input to Selector 618. In addition, balance-unencoded frame 504 is presented uninverted as a second input to selector 618. Selector 618 operates under the control of control signal 626 from XOR gate 620. If control signal 626 is 1, the inverted frame is Selected and presented as balance-encoded frame 505; otherwise, the uninverted frame is selected and presented as balance-encoded frame 505.
FIG. 14 depicts a balance-decoding circuit 630 for decod ing a 9-bit DC-balance-encoded frame using Self Synchronous Scrambling. Balance-decoding circuit 630 takes as input a 9-bit balance-encoded frame 505 and produces as output a balance-decoded 9-bit transition optimized frame 506, labeled "T.
Balance-decoding circuit 630 employs a shift register generator 632. SRG 632 is identical in order to SRG 602 and is set to the same initial state. That is, SRG 632 has the same number of shift registers as SRG 602, and is initialized to the Same arbitrary predetermined value. In operation, a prede termined bit (e.g., bit 634-7) of the PRBS is XORed with a Signal Supplied as input to the SRG, and the resulting value is used in DC-balancing an unbalanced 9-bit frame.
AS the SRG is clocked during operation, the contents of each shift register (with the exception of high-order shift register. That is, the contents of low-order shift register 634-1 are loaded into next-higher-order shift register 634-2, the contents of shift register 634-2 are loaded into shift register 634-3, and So on, until the contents of Shift register 634-6 are loaded into shift register 634-7. Concurrent with these shifts, an input signal 641 is passed to low-order shift register 634-1. In addition, the contents of highest order shift register 634-7 and input Signal 641 are presented as input to XOR gate 635. The resulting value is presented as output Signal 642, which is used in derivation of a control Signal 636.
Accordingly, for each DC-balanced frame 505 received, the value of control signal 636 is assured to be identical to the value of control signal 626 that was used to selectively invert the balance-unencoded frame 504. Accordingly, con trol signal 636 is employed to selectively invert balance encoded frame 505 to produce balance-decoded frame 506, which is of a value assured to be equal to the balance unencoded frame 504 provided to balance-encoding circuit 600.
Balance-encoded frame 505 is seen to be presented to inverter 644, and the resulting 9-bit inverted frame presented as one input to Selector 646. In addition, balance-encoded frame 505 is presented uninverted as a second input to selector 646. Selector 646 operates under the control of control signal 636, which is derived by performing an XOR operation with SRG output signal 642 and the output of logic 654. If control signal 636 is 1, the inverted frame is selected and presented as balance-decoded frame 506; otherwise, the uninverted frame is Selected and presented as balance-decoded frame 505.
The previous description of the preferred embodiments has been provided to enable any perSon Skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without the use of inventive faculty. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest Scope consistent with the principles and novel features disclosed herein.
What is claimed is: 4. The method of claim 1 further including the step of Setting a predetermined bit in Said candidate character to a first logical value when a current 8 bit data block associated there with has fewer than a predetermined number of logical Signals of predefined type, and Setting Said predetermined bit to the complement of Said first logical value otherwise.
5. The method of claim 1 further including the step of Setting a predetermined bit said candidate character to a first logical value when a current 8 bit data block associated there with has more than a predetermined number of logical Signals of predefined type, and Setting Said predefined bit to the complement of Said first logical value otherwise.
6. The method of claim 1 wherein the logical value of a predetermined bit in each character assigned to one of Said Selectively complemented data blocks indicates whether a candidate character or complement thereof was assigned to Said Selectively complemented data block.
7. The method of claim 1 wherein said step of determining a current disparity in a candidate character includes the Step of performing a logic analysis upon bits of Said candidate character.
8. The method of claim 1 further including the step of assigning specific ones of Said 8 bit data blocks having fewer than a predetermined number of logical Signals of predefined type to be representative of Special characters, Said Special characters being encoded distinctly from ones of Said 8 bit data blocks not corresponding to ones of Said Special char acterS.
9. A binary data encoding apparatus for producing a DC balanced Sequence of characters from an input Sequence of 8 bit data blocks, Said binary data encoding apparatus comprising:
means for Selectively complementing bits in Said 8 bit data blocks in accordance with a number of logical Signals of predefined type in each Said 8 bit data block in order to produce Selectively complemented data blocks; means for determining a cumulative disparity in the number of logical values of different type included within ones of Said Selectively complemented data blocks previously encoded into ones of Said characters, means for determining a current disparity in a candidate character associated with a current one of Said Selec tively complemented data blocks being encoded; and means for assigning Said candidate character to Said current one of Said Selectively complemented data blocks if Said current disparity is of a polarity opposite to a first polarity of Said cumulative disparity, and assigning the complement of Said candidate character to Said current one of Said Selectively complemented data blocks if Said current disparity is of Said first polarity. 10. The binary data encoding apparatus of claim 9 wherein Said means for Selectively complementing includes means for Selectively complementing predetermined ones of said bits in said 8 bit data blocks having fewer than a predetermined number of Said logical signals of predefined type. 12. The binary data encoding apparatus of claim 9 further including means for Setting a predetermined bit in Said candidate character a first logical value when Said current 8 bit data block has fewer than a predetermined number of logical Signals of predefined type, and means for Setting Said predetermined bit to the complement of Said first logical value otherwise.
13. The binary data encoding apparatus of claim 9 further including means for Setting a predetermined bit in Said candidate character to a first logical value when Said current 8 bit data block has more than a predetermined number of logical Signals of predefined type, and means for Setting Said predetermined bit to the complement of Said first logical value otherwise.
14. The binary data encoding apparatus of claim 9 wherein the logical value of a predetermined bit in each character assigned to one of Said Selectively complemented data blocks indicates whether a candidate character or complement thereof was assigned to Said Selectively complemented data block.
15. The binary data encoding apparatus of claim 9 wherein Said means for determining a current disparity in a candidate character includes means for performing a logic analysis upon bits of Said candidate character.
16. The binary data encoding apparatus of claim 9 further including means for assigning Specific ones of Said 8 bit data blocks having fewer than a predefined number of logical Signals of predefined type to be representative of Special characters and for encoding Said special characters distinctly from ones of Said 8bit data blocks not corresponding to ones of Said Special characters. 
